

### **General Description**

The DS3901 is a triple, 8-bit nonvolatile (NV) variable resistor. Each of the resistors has two setting registers, which are selectable by software or by pin configuration. The selected register determines the value of the variable resistor. Additionally, all three resistors have a high-impedance setting. Resistor R0 has the additional flexibility of allowing an external shunt resistor to provide increased dynamic range. Internal address settings allow the DS3901 slave address to be programmed to one of 128 possible addresses. The DS3901 also features an optional password-protection scheme that allows the protection of sensitive data.

#### **Features**

- ♦ Three 256-Position Linear Digital Resistors
- ♦ Full-Scale Resistances 50kΩ, 30kΩ, 20kΩ
- **♦ Dual NV Settings for Each Resistor**
- **♦ Low Temperature-Coefficient Resistors**
- ♦ I<sup>2</sup>C Serial Interface
- ♦ Wide Operating Voltage (2.4V to 5.5V)
- **♦ Two-Level Password Write Protection**
- ♦ 232 Bytes of User EEPROM
- **♦ Programmable Slave Address**
- ♦ -40°C to +95°C Operating Temperature Range

### **Applications**


**Optical Transceivers Optical Transponders** Instrumentation and Industrial Controls **RF Power Amps** Audio Power-Amp Biasing Replacement for Mechanical Variable Resistors

### **Ordering Information**

PART	TEMP RANGE	RESISTOR VALUES FOR R0, R1, AND R2	PIN- PACKAGE
DS3901E+	-40°C to +95°C	$50$ k $\Omega$ , $30$ k $\Omega$ , $20$ k $\Omega$	14 TSSOP

<sup>+</sup>Denotes lead-free package.

### **Pin Configuration**



Typical Operating Circuit appears at end of data sheet.



and DIP Switches

#### **ABSOLUTE MAXIMUM RATINGS**

Voltage on V <sub>CC</sub> , SDA, SCL Relative to GND0.5V to +6.0V
Voltage on ADD_SEL, BK_SEL, DIS Relative
to GND0.5V to (VCC + 0.5V), not to exceed +6.0V
Voltage on H0, H1, H2, L2, L0 Relative to GND0.5V to +6.0V
Maximum Resistor Current3mA

Operating Temperature Range	40°C to +95°C
Programming Temperature Range	0°C to +70°C
Storage Temperature Range	55°C to +125°C
Soldering Temperature	Refer to IPC/JEDEC
	J-STD-020 Specification
Maximum Switch Current	3mA

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +95^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc	(Note 1)	2.4		5.5	V
Input Logic 0 (SDA, SCL, ADD_SEL)	VIL	(Note 1)	-0.3		0.3 x V <sub>C</sub> C	V
Input Logic 1 (SDA, SCL, ADD_SEL)	VIH	(Note 1)	0.7 x V <sub>C</sub> C		V <sub>CC</sub> + 0.3	V
Input Logic 0 (BK_SEL, DIS)	VIL	(Note 1)	-0.3		+0.8	V
Input Logic 1 (BK_SEL, DIS)	VIH	(Note 1)	2.0		V <sub>CC</sub> + 0.3	V
Voltage on Resistor Inputs	H0, H1, L0, H2, L2		-0.3		+5.5	V
Switch Current (L0_SW, Hi-Z0, Hi-Z1, Hi-Z2)	I <sub>SW</sub>	(Note 2)			3	mA

### **ELECTRICAL CHARACTERISTICS**

( $V_{CC}$  = +2.4V to +5.5V,  $T_A$  = -40°C to +95°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Standby Current	ISTBY	(Note 3)			250	μΑ
Input Leakage	IL		-1		+1	μΑ
Low-Level Output Voltage (SDA)	V <sub>OL1</sub>	3mA sink current	0		0.4	
	V <sub>OL2</sub>	6mA sink current	0		0.6	- V
Pulldown Resistance (BK_SEL)	R <sub>BK</sub>		20	30	45	kΩ
Pullup Resistance (DIS)	R <sub>DIS</sub>		20	30	45	kΩ
BK_SEL Pulse Width			20		•	μs



### **ANALOG RESISTOR CHARACTERISTICS**

( $V_{CC}$  = +2.4V to +5.5V,  $T_A$  = -40°C to +95°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resistor Tolerance		T <sub>A</sub> = +25°C	-20		+20	%
Position 00h Resistance	R0, R2			242	500	
Position our Resistance	R1			149	250	Ω
	R0			50		
Position FFh Resistance	R1			30		kΩ
	R2			20		
Switch Resistance	R <sub>L0_SW</sub>	At 3mA			150	Ω
Absolute Linearity		(Note 4)	-0.75		+0.75	LSB
Relative Linearity		(Note 5)	-0.75		+0.75	LSB
Temperature Coefficient		Position FFh (Notes 2, 6)		50		ppm/°C
Hi-Z Resistor Leakage	I <sub>RHIZ</sub>	H0, H1, H2, L0, or L2 = V <sub>CC</sub>	-1	•	+1	μΑ

### I<sup>2</sup>C CHARACTERISTICS

 $(V_{CC} = +2.4V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +95^{\circ}\text{C}, \text{ unless otherwise noted. Timing referenced to } V_{IL(MAX)} \text{ and } V_{IH(MIN)}.)$ 

SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
fscL	(Note 7)	0		400	kHz
tBUF		1.3			μs
tHD:STA		0.6			μs
t <sub>LOW</sub>		1.3			μs
thigh		0.6			μs
thd:dat		0		0.9	μs
tsu:dat		100			ns
tsu:sta		0.6			μs
t <sub>R</sub>	(Note 8)	20 + 0.1C <sub>B</sub>		300	ns
tF	(Note 8)	20 + 0.1C <sub>B</sub>		300	ns
tsu:sto		0.6			μs
Св	(Note 8)			400	рF
t₩	(Note 9)			10	ms
Cı			5		pF
tst			0.3	2	ms
	fscl tBUF tHD:STA tLOW tHIGH tHD:DAT tSU:STA tR tF tsu:STO CB tW CI	fscl (Note 7)  tBUF  thD:STA  tLOW  thIGH  thD:DAT  tSU:DAT  tSU:STA  tR (Note 8)  tF (Note 8)  tsu:STO  CB (Note 8)  tW (Note 9)  CI	fSCL         (Note 7)         0           tBUF         1.3           tHD:STA         0.6           tLOW         1.3           tHIGH         0.6           tHD:DAT         0           tSU:DAT         100           tSU:STA         0.6           tR         (Note 8)         20 + 0.1CB           tF         (Note 8)         20 + 0.1CB           tSU:STO         0.6         0.6           CB         (Note 8)         0.6           tW         (Note 9)         0.6	fSCL       (Note 7)       0         tBUF       1.3         tHD:STA       0.6         tLOW       1.3         tHIGH       0.6         tHD:DAT       0         tSU:DAT       100         tSU:STA       0.6         tR       (Note 8)       20 + 0.1CB         tF       (Note 8)       20 + 0.1CB         tSU:STO       0.6       0.6         CB       (Note 8)       0.6         tW       (Note 9)       0.6         CI       5	fSCL         (Note 7)         0         400           tBUF         1.3           tHD:STA         0.6           tLOW         1.3           tHIGH         0.6           tHD:DAT         0         0.9           tSU:DAT         100           tSU:STA         0.6           tR         (Note 8)         20 + 0.1CB         300           tF         (Note 8)         20 + 0.1CB         300           tSU:STO         0.6         20 + 0.1CB         300           tSU:STO         0.6         400           tW         (Note 8)         400           tW         (Note 9)         10           CI         5

### **NONVOLATILE MEMORY CHARACTERISTICS**


 $(V_{CC} = +2.4V \text{ to } +5.5V.)$ 

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
EEPROM Write Cycles	T <sub>A</sub> =+ 70 °C (Note 2)		50,000			

- Note 1: All voltages referenced to ground.
- Note 2: Guaranteed by design.
- Note 3: I<sub>STBY</sub> specified for the inactive state measured with SDA = SCL = V<sub>CC</sub>, ADD\_SEL = GND, BK\_SEL, DIS, H0, H1, H2, L2, L0 floating.
- **Note 4:** Absolute linearity is the deviation of a measured resistor-setting value from the expected value at each particular resistor setting. Expected value is calculated by connecting a straight line from the measured minimum setting to the measured maximum setting.
- **Note 5:** Relative linearity is the deviation of the step size change between two LSB settings from the expected step size. The expected LSB step size is the slope of the straight line from measured minimum position to measured maximum position.
- Note 6: See the Typical Operating Characteristics.
- Note 7: Timing shown is for fast-mode (400kHz) operation. This device is also backward-compatible with I<sup>2</sup>C standard mode.
- Note 8: CB—total capacitance of one bus line in picofarads.
- Note 9: EEPROM write begins after a STOP condition occurs.


### **Typical Operating Characteristics**

( $V_{CC} = +3.3V$ ,  $T_A = +25$ °C, unless otherwise noted.)




### **Typical Operating Characteristics (continued)**

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



### Typical Operating Characteristics (continued)


 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



### **Pin Description**

PIN	NAME	FUNCTION
1	SCL	I <sup>2</sup> C Clock Input
2	SDA	I <sup>2</sup> C Data I/O Pin
3	ADD_SEL	I <sup>2</sup> C Slave Address Select Pin
4	BK_SEL	Bank Select Pin. This pin has an internal pulldown resistor, RBK.
5	DIS	High-Impedance Disable Input. This pin has an internal pullup resistor, RDIS.
6, 13	N.C.	No Connection
7	GND	Ground
8	L0	Resistor 0 Low Terminal
9	H0	Resistor 0 High Terminal
10	H1	Resistor 1 High Terminal
11	L2	Resistor 2 Low Terminal
12	H2	Resistor 2 High Terminal
14	Vcc	Voltage Supply

### **Block Diagram**



### **Detailed Description**

The DS3901 contains three configurable variable resistors. The *Block Diagram* illustrates the features of the DS3901. The following sections discuss these features in detail.

#### **Dual Bank Resistor Settings**

The setting for each resistor can be loaded from one of two possible registers. These registers are referred to as "banks" with each resistor having a "Bank 0" and "Bank 1" value. The bank to be loaded as the resistor value is selected by the OR'ing of the BK\_SEL pin logic state and the BSC control bit (bit 3, register 84h). See the *Memory Map* section for details. If the result of the OR'ing is a 0, then all three resistors will use the values stored in their Bank 0 locations. If the result is a 1, then all three resistors will use the values stored in their Bank 1 locations.

#### **Shunt Resistor Switch**

Resistor 0 has the option to have an external fixed resistor connected to the L0 pin. This provides a means to select between a standard full-scale resistor value and an extended full-scale value. By default, the L0\_SW bit (bit 4 of the Configuration Register, 84h) is set to a value of 0. When the L0\_SW bit is 0, the internal connection from the low side of Resistor 0 to ground is opened, and the low terminal of Resistor 0 is only connected to the L0 pin. This allows for an external resistor to be attached to the L0 pin for an extended full-scale value. By writing the switch control bit L0\_SW to a 1, the low terminal of Resistor 0 is internally connected to ground.

#### **High-Impedance Function**

There are two ways to place the resistors in a high-impedance (Hi-Z) state. One way is to set the DIS pin to a 1. This is done by either floating the pin (there is an internal pullup resistor, RDIS) or by connecting DIS directly to VCC. When the DIS pin is held high or left floating, all three resistors are held in a high-impedance state. The second method is to use bits 0 to 2 of the Configuration Register (84h), to set each resistor to a

high-impedance state (see the *Memory Map* section for details). The state of the DIS pin overrides the state of the high-impedance control bits (see the *Memory Map* section for details).

### **Slave Address Byte**

The ADD\_SEL pin is used to select the I<sup>2</sup>C address of the DS3901. When the ADD\_SEL pin is connected low, the I<sup>2</sup>C address of the DS3901 is A2h. When the ADD\_SEL pin is connected high, the value stored in the Slave Address register (9Fh) is used. The default value for the Slave Address register is shown in the *Memory Map* section. The Slave Address register can be programmed to one of 128 possible addresses since the LSB of the Slave Address register is reserved as the read/write bit for the I<sup>2</sup>C command structure.

#### **Password Protection**

The memory of the DS3901 is write-protected with a two-level password scheme. All memory locations can be read without a password, with the exception of the Password Entry registers and Password Setting registers. Once the appropriate password is entered in the Password Entry bytes (88 to 8Bh), the DS3901 will allow write access to the memory areas designated for that password. The setting for the PW1 password is written in the PW1 Password Setting register (bytes 90 to 93h). The setting for the PW2 password is written in the PW2 Password Setting register (bytes 94 to 97h). See the Memory Map section for more details. Entering the PW2 password allows access to areas protected by the PW1 password.

When shipped from the factory, both password settings are all zeroes. Likewise, every time the device is powered up the Password Entry register (SRAM) defaults to all zeroes. If write protection is not desired, leave the password setting at the factory default and ignore the Password Entry register. Write protection goes into effect once either or both default password settings have been changed to unique values.



#### **Memory Map**

The memory consists of 256 bytes and is write-protected with a two-level password scheme. Table 1 below shows

how the memory map is organized. Register details are discussed in the *Register Descriptions* section.

### **Table 1. Memory Map**

DECODIDEION	ADDD			BINARY F			FACTORY	A	TYPE					
DESCRIPTION	ADDR	MSE	3	ı		LSB	DEFAULT	NO PW	PW1	PW2	ITPE			
Lower Memory	00-7Fh				PW2	EEPRC	M			00h	R	R	R/W	EEPROM
Memory	80–83h				PW1	EEPRC	M			00h	R	R/W	R/W	EEPROM
Configuration	84h				L0_SW	BSC	HiZ2	HiZ1	HiZ0	00h	R	R/W	R/W	EEPROM
Memory	85–87h				PW1	EEPRC	M			00h	R	R/W	R/W	EEPROM
Password Entry	88–8Bh				MS	B-LSB				00h	W	W	W	SRAM
Memory	8C-8Eh				S	RAM				00h	R/W	R/W	R/W	SRAM
Status	8Fh	0	0	0	BSS	0	0	0	DISS	000x000xb	R	R	R	SRAM
Password Setting PW1	90–93h		MSB-LSB					00h	_	_	W	EEPROM		
Password Setting PW2	94–97h				MS	B-LSB				00h	_	_	W	EEPROM
Resistor 0 Bank 0	98h					_				7Fh	R	R	R/W	EEPROM
Resistor 1 Bank 0	99h									7Fh	R	R	R/W	EEPROM
Resistor 2 Bank 0	9Ah					_				7Fh	R	R	R/W	EEPROM
Memory	9Bh				PW2	EEPRC	M			00h	R	R	R/W	EEPROM
Resistor 0 Bank 1	9Ch		_					7Fh	R	R	R/W	EEPROM		
Resistor 1 Bank 1	9Dh		_					7Fh	R	R	R/W	EEPROM		
Resistor 2 Bank 1	9Eh		_					7Fh	R	R	R/W	EEPROM		
Slave Address	9Fh		I <sup>2</sup> C SLAVE ADDRESS					A0h	R	R	R/W	EEPROM		
Memory	A0h-FFh				PW2	EEPRC	M			00h	R	R	R/W	EEPROM

### **Register Descriptions**

### MEMORY REGISTERS 00h-7Fh: PW2 EEPROM

Factory Default:	00h
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

001- 701-	
00h–7Fh	EEPROM
00	

### MEMORY REGISTERS 80h-83h: PW1 EEPROM

Factory Default:	00h
Access Without Password:	Read only
Access With PW1 Password:	Read and Write
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

80h-83h	EEPROM

### **MEMORY REGISTER 84h: CONFIGURATION REGISTER**

Factory Default:	00h			
Access Without Password:	Read only			
Access With PW1 Password:	Read and Write			
Access With PW2 Password:	Read and Write			
Memory Type:	Nonvolatile (EEPROM)			

0.41					L0_SW	BSC	HiZ2	HiZ1	HiZ0	
84h		b7								
bits 7-5	The	These bits are set to 0.								
bit 4	L0 0 =	L0_SW: Selectable switch (see the <i>Block Diagram</i> ) that allows for an external shunt resistor to be connected to the L0 pin.  0 = Switch L0_SW is open (default).								
bit 3	1 = Switch L0_SW is closed.  BSC: A control bit that, when OR'd with the state of the BK_SEL pin, selects which bank of registers will be used determine the setting of Resistors 0, 1, and 2.  0 = BK_SEL pin determines which bank settings are used.  1 = Bank 1 settings are used.								oe used to	
bit 2	If the	HiZ2: A control bit used to select a high-impedance state for Resistor 2.  If the DIS pin is high, all resistors are high impedance regardless of Hi-Z control pin state. If the DIS pin is low, then the following is true:  0 = Resistor 2 is not in a high-impedance state (default).  1 = Resistor 2 is placed in a high-impedance state.								
bit 1	HiZ1: A control bit used to select a high-impedance state for Resistor 1.  If the DIS pin is high, all resistors are high impedance regardless of Hi-Z control pin state. If the DIS pin is low, then the following is true:  0 = Resistor 1 is not in a high-impedance state (default).							s low, then		
bit 0	1 = Resistor 1 is placed in a high-impedance <b>HiZ0:</b> A control bit used to select a high-impe  If the DIS pin is high, all resistors are high imp  the following is true:  0 = Resistor 0 is not in a high-impedance stat  1 = Resistor 0 is placed in a high-impedance				dance state for edance regard e. (Default)		ntrol pin state.	If the DIS pin i	s low, then	

### MEMORY REGISTERS 85h-87h: PW1 EEPROM

Factory Default:	00h		
Access Without Password:	Read only		
Access With PW1 Password:	Read and Write		
Access With PW2 Password:	Read and Write		
Memory Type:	Nonvolatile (EEPROM)		

	85h-87h	EEPROM
--	---------	--------

### **MEMORY REGISTERS 88h-8Bh: PASSWORD ENTRY**

Factory Default:	00000000h		
Access Without Password:	Write only		
Access With PW1 Password:	Write only		
Access With PW2 Password:	Write only		
Memory Type:	Volatile (SRAM)		

88h	2 <sup>31</sup>	230	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	226	2 <sup>25</sup>	2 <sup>24</sup>
89h	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	220	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>
8Ah	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	212	2 <sup>11</sup>	210	2 <sup>9</sup>	2 <sup>8</sup>
8Bh	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	b7							b0

There are two passwords for the DS3901, the PW1 password and the PW2 password. The memory map register descriptions indicate the type of access granted

for each level of password used. See the *Password Protection* section for details on password access.

#### MEMORY REGISTERS 8Ch-8Eh: SRAM

Factory Default:	00h
Access Without Password:	Read and Write
Access With PW1 Password:	Read and Write
Access With PW2 Password:	Read and Write
Memory Type:	Volatile (SRAM)

8Ch-8Eh	SRAM
---------	------

### **MEMORY REGISTER 8Fh: STATUS**

Factory Default:	000x000xb		
Access Without Password:	Read only		
Access With PW1 Password:	Read only		
Access With PW2 Password:	Read only		
Memory Type:	Volatile (SRAM)		

	8Fh	0	0	0	BSS	0	0	0	DISS
		b7							b0
bits 7-5	The	se bits are 0.							
bit 4	0 =	BSS: A status bit that indicates the state of the BK_SEL pin.  0 = BK_SEL pin is low.  1 = BK_SEL pin is high.							
bits 3-1	These bits are 0.								
bit 0	DISS: A status bit that indicates the state of the DIS pin.  0 = DIS pin is low. Hi-Z control bits can be used to select high-impedance state for each resistor.  1 = DIS pin is high. All resistors are in a high-impedance state.						esistor.		

### MEMORY REGISTERS 90h-93h: PW1 PASSWORD SETTING

Factory Default:	00000000h
Access Without Password:	None
Access With PW1 Password:	None
Access With PW2 Password:	Write only
Memory Type:	Nonvolatile (EEPROM)

90h	231	230	2 <sup>29</sup>	2 <sup>28</sup>	227	226	2 <sup>25</sup>	224
91h	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>
92h	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
93h	27	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	b7							b0

These four bytes contain the password used to access memory that is protected by the PW1 password.

### MEMORY REGISTERS 94h-97h: PW2 PASSWORD SETTING

Factory Default:	00000000h
Access Without Password:	None
Access With PW1 Password:	None
Access With PW2 Password:	Write only
Memory Type:	Nonvolatile (EEPROM)

94h	231	230	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	226	2 <sup>25</sup>	224
95h	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	218	217	216
96h	2 <sup>15</sup>	214	2 <sup>13</sup>	212	2 <sup>11</sup>	210	2 <sup>9</sup>	28
97h	27	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	b <sup>7</sup>							b0

These four bytes contain the password used to access memory that is protected by the PW2 password.

### **MEMORY REGISTER 98h: RESISTOR 0, BANK 0**

Factory Default:	7Fh
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

98h	27	26	2 <sup>5</sup>	2 <sup>4</sup>	23	2 <sup>2</sup>	21	20
9011	b7							b0

This register contains the Bank 0 values for Resistor 0. The OR'd result of the state of the BSC bit (bit 3, 84h) and the BK\_SEL pin determines if Resistor 0 Bank 0 or

Resistor 0 Bank 1 is used for the Resistor 0 setting. See the Configuration Register in Register 84h for logic details.

### MEMORY REGISTER 99h: RESISTOR 1, BANK 0

Factory Default:	7Fh
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

99h	27	26	25	24	23	22	21	20
	b7							b0

This register contains the Bank 0 values for Resistor 1. The OR'd result of the state of the BSC bit (bit 3, 84h) and the BK\_SEL pin determines if Resistor 1 Bank 0 or

Resistor 1 Bank 1 is used for the Resistor 1 setting. See the Configuration Register in Register 84h for logic details

### **MEMORY REGISTER 9Ah: RESISTOR 2, BANK 0**

Factory Default:	7Fh
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

9Ah	2 <sup>7</sup>	26	2 <sup>5</sup>	2 <sup>4</sup>	23	2 <sup>2</sup>	21	20
	b7							b0

This register contains the Bank 0 values for Resistor 2. The OR'd result of the state of the BSC bit (bit 3, 84h) and the BK\_SEL pin determines if Resistor 2 Bank 0 or

Resistor 2 Bank 1 is used for the Resistor 2 setting. See the Configuration Register in Register 84h for logic details.

### **MEMORY REGISTER 9Bh: PW2 EEPROM**

Factory Default:	00h
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

9Bh	EEPROM
-----	--------

### **MEMORY REGISTER 9Ch: RESISTOR 0, BANK 1**

Factory Default:	7Fh
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

9Ch	27	26	25	24	23	22	21	20
	b7							b0

This register contains the Bank 1 values for Resistor 0. The OR'd result of the state of the BSC bit (bit 3, 84h) and the BK\_SEL pin determines if Resistor 0 Bank 0 or

Resistor 0 Bank 1 is used for the Resistor 0 setting. See the Configuration Register in Register 84h for logic details

### **MEMORY REGISTER 9Dh: RESISTOR 1, BANK 1**

Factory Default:	7Fh
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

9Dh	27	26	2 <sup>5</sup>	24	23	22	21	20
	b7							b0

This register contains the Bank 1 values for Resistor 1. The OR'd result of the state of the BSC bit (bit 3, 84h) and the BK\_SEL pin determines if Resistor 1 Bank 0 or

Resistor 1 Bank 1 is used for the Resistor 1 setting. See the Configuration Register in Register 84h for logic details.

### **MEMORY REGISTER 9Eh: RESISTOR 2, BANK 1**

Factory Default:	7Fh
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

9Eh	27	26	25	24	23	22	21	20
	b7							b0

This register contains the Bank 1 values for Resistor 2. The OR'd result of the state of the BSC bit (bit 3, 84h) and the BK\_SEL pin determines if Resistor 2 Bank 0 or

Resistor 2 Bank 1 is used for the Resistor 2 setting. See the Configuration Register in Register 84h for logic details.



### **MEMORY REGISTER 9Fh: SLAVE ADDRESS REGISTER**

Factory Default:	A0h
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

9Fh	27	26	2 <sup>5</sup>	24	23	22	21	20
	b7							b0

The I<sup>2</sup>C slave address of the DS3901 depends on the state of the ADD\_SEL pin. If this pin is low, then the slave address is fixed at A2h. If the ADD\_SEL pin is high, then the slave address is determined by the value stored in EEPROM at address 9Fh. Factory default

value for the slave address is A0h. The seven most significant bits are used (the LSB is not used because it is in the bit position of the R/W bit) to allow the slave address to be programmed to one of 128 possible addresses.

#### MEMORY REGISTERS A0h-FFh: PW2 EEPROM

Factory Default:	00h
Access Without Password:	Read only
Access With PW1 Password:	Read only
Access With PW2 Password:	Read and Write
Memory Type:	Nonvolatile (EEPROM)

A0h-FFh EEPROM
----------------



## I<sup>2</sup>C Serial Interface Description

I<sup>2</sup>C Definitions

The following terminology is commonly used to describe  $I^2C$  data transfers.

**Master Device:** The master device controls the slave devices on the bus. The master device generates SCL clock pulses and START and STOP conditions.

**Slave Devices:** Slave devices send and receive data at the master's request.

**Bus Idle or Not Busy:** Time between STOP and START conditions when both SDA and SCL are inactive and their logic-high states. When the bus is idle it often initiates a low-power mode for slave devices.

**START Condition:** A START condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a START condition. See the timing diagram for applicable timing.

**STOP Condition:** A STOP condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a STOP condition. See the timing diagram for applicable timing.

Repeated START Condition: The master can use a repeated START condition at the end of one data transfer to indicate that it immediately initiates a new data transfer following the current one. Repeated STARTS are commonly used during read operations to identify a

specific memory address to begin a data transfer. A repeated START condition is issued identically to a normal START condition. See the timing diagram for applicable timing.

**Bit Write:** Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold-time requirements (see Figure 1). Data is shifted into the device during the rising edge of the SCL.

**Bit Read:** At the end of a write operation, the master must release the SDA bus line for the proper amount of setup time (see Figure 1) before the next rising edge of SCL during a bit read. The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses including when it is reading bits from the slave.

Acknowledgement (ACK and NACK): An Acknowledgement (ACK) or Not Acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a one during the 9th bit. Timing (Figure 1) for the ACK and NACK is identical to all other bit writes. An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.




Figure 1. I<sup>2</sup>C Timing Diagram



**Byte Write:** A byte write consists of 8 bits of information transferred from the master to the slave (MSB first) plus a 1-bit acknowledgement from the slave to the master. The 8 bits transmitted by the master are done according to the bit write definition and the acknowledgement is read using the bit read definition.

**Byte Read:** A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (MSB first) from the slave to the master are read by the master using the bit read definition above, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminate communication so the slave will return control of SDA to the master.

**Slave Address Byte:** Each slave on the I<sup>2</sup>C bus responds to a slave addressing byte sent immediately following a START condition. The slave address byte contains the slave address in the most significant 7 bits and the R/W bit in the least significant bit.

The ADD\_SEL pin and Slave Address register (9Fh) determine the I<sup>2</sup>C slave address for the DS3901. If ADD\_SEL is low, then the slave address is fixed at A2h. If ADD\_SEL is high, then the slave address in the Slave Address Register (9Fh) is used.

The LSB of the Slave Address Byte is the  $R/\overline{W}$  bit. If the  $R/\overline{W}$  bit is 0, then the master indicates it will write data to the slave. If  $R/\overline{W}=1$ , then the master will read data from the slave. If an incorrect slave address is written, the DS3901 will assume the master is communicating with another  $I^2C$  device and ignore the communication until the next START condition is sent.

**Memory Address:** During an I<sup>2</sup>C write operation, the master must transmit a memory address to identify the memory location where the slave is to store the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.

#### I<sup>2</sup>C Communication

Writing a Single Byte to a Slave: The master must generate a START condition, write the slave address byte  $(R/\overline{W} = 0)$ , write the memory address, write the byte of data, and generate a STOP condition. Remember the master must read the slave's acknowledgement during all byte write operations.

**Writing Multiple Bytes to a Slave:** To write multiple bytes to a slave the master generates a START condition, writes the slave address byte ( $R/\overline{W} = 0$ ), writes the memory address, writes up to 8 data bytes, and generates a STOP condition.

The DS3901 is capable of writing up to 8 bytes (1 page or row) with a single write transaction. This is internally controlled by an address counter that allows data to be written to consecutive addresses without transmitting a memory address before each data byte is sent. The address counter limits the write to one 8-byte page.

Attempts to write to additional pages of memory without sending a STOP condition between pages result in the address counter wrapping around to the beginning of the present row. To prevent address wrapping from occurring, the master must send a STOP condition at the end of the page, and then wait for the bus free or EEPROM write time to elapse. Then the master may generate a new START condition and write the slave address byte ( $R/\overline{W}=0$ ) and the first memory address of the next memory row before continuing to write data.

Acknowledge Polling: Any time an EEPROM page is written, the DS3901 requires the EEPROM write time (tw) after the STOP condition to write the contents of the page to EEPROM. During the EEPROM write time, the device will not acknowledge its slave address because it is busy. It is possible to take advantage of that phenomenon by repeatedly addressing the DS3901, which allows the next page to be written as soon as the DS3901 is ready to receive the data. The alternative to acknowledge polling is to wait for a maximum period of tw to elapse before attempting to write again to the device.

**EEPROM Write Cycles:** When EEPROM writes occur, the DS3901 will write the whole EEPROM memory page even if only a single byte on the page was modified. Writes that do not modify all 8 bytes on the page are allowed and do not corrupt the remaining bytes of memory on the same page. Because the whole page is written, bytes on the page that were not modified during the transaction are still subject to a write cycle. This can result in a whole page being worn out over time by writing a single byte repeatedly. The DS3901's EEPROM write cycles are specified in the *Nonvolatile Memory Characteristics* table. The specification shown is at the worst-case temperature.



**Reading a Single Byte from a Slave:** Unlike the write operation that uses the memory address byte to define where the data is to be written, the read operation occurs at the present value of the memory address counter. To read a single byte from the slave, the master generates a START condition, writes the slave address byte with  $R/\overline{W}=1$ , reads the data byte with a NACK to indicate the end of the transfer, and generates a STOP condition.

**Manipulating the Address Counter for Reads:** A dummy write cycle can be used to force the address counter to a particular value. To do this, the master generates a START condition, writes the slave address byte ( $R/\overline{W}=0$ ), writes the memory address where it desires to read, generates a repeated START condition, writes the slave address byte ( $R/\overline{W}=1$ ), reads data with ACK or NACK as applicable, and generates a STOP condition.

Reading Multiple Bytes from a Slave: The read operation can be used to read multiple bytes with a single transfer. When reading bytes from the slave, the master simply ACKs the data byte if it desires to read another byte before terminating the transaction. After the master reads the last byte, it NACKs to indicate the end of the transfer and generates a stop condition. This can be

done with or without modifying the address counter's location before the read cycle.

### \_Applications Information

### **Power-Supply Decoupling**

To achieve best results, it is recommended that the power supply is decoupled with a  $0.01\mu F$  or a  $0.1\mu F$  capacitor. Use high-quality, ceramic, surface-mount capacitors, and mount the capacitors as close as possible to the V<sub>CC</sub> and GND pins to minimize lead inductance.

### **SDA and SCL Pullup Resistors**


SDA is an open-collector output on the DS3901 that requires a pullup resistor to realize high logic levels. A master using either an open-collector output with a pullup resistor or a push-pull output driver can be utilized for SCL. Pullup resistor values should be chosen to ensure that the rise and fall times listed in the AC Electrical Characteristics are within specification.

Chip Topology

TRANSISTOR COUNT: 52,353
SUBSTRATE CONNECTED TO GROUND



### **Typical Operating Circuit**



### Package Information

For the latest package outline information, go to <a href="https://www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

20 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600