## LB1945D

Monolithic Digital IC

## PWM Current Control Stepping Motor Driver

ON Semiconductor ${ }^{\text {® }}$
http://onsemi.com

## Overview

The LB1945D is a PWM current control stepping motor driver that uses a bipolar drive technique. It is optimal for use with the carriage and paper feed stepping motors used in printers.

## Functions and Features

- PWM current control (external clock)
- Digital load current selection function (supports 1-2, W1-2, and 2-phase excitation)
- Built-in high and low side diodes
- Simultaneous on state prevention function (through-current prevention)
- Built-in thermal shutdown circuit
- Noise canceling function


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Motor supply voltage | $\mathrm{V}_{\mathrm{BB}} \mathrm{max}$ |  | 30 | V |
| Output peak current | $\mathrm{I}_{\mathrm{O}}$ peak | tW $\leq 20 \mu \mathrm{~s}$ | 1.0 | A |
| Output continuous current | $\mathrm{I}_{\mathrm{O}} \mathrm{max}$ |  | 0.8 | A |
| Logic system supply voltage | $\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |  | 6.0 | V |
| Logic input voltage range | $\mathrm{V}_{\mathrm{IN}}$ |  | -0.3 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| Emitter output voltage range | VE |  | 1.0 | V |
| Allowable power dissipation | Pd max | Independent IC | 2.8 | W |
| Operating temperature | Topr |  | -20 to +90 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Recommended Operating Range at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Motor supply voltage | $\mathrm{V}_{\mathrm{BB}}$ |  | 10 to 28 | V |
| Logic system supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 4.75 to 5.25 | V |
| Reference voltage | VREF |  | 1.5 to 5.0 | V |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BB}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{VREF}=5 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Output block |  |  |  |  |  |  |
| Output stage supply current | $\begin{aligned} & \mathrm{I}_{\mathrm{BB}} \text { ON } \\ & \mathrm{I}_{\mathrm{BB}} \text { OFF } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{1}=0.8 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V}, \mathrm{ENABLE}=0.8 \mathrm{~V} \\ & \text { ENABLE }=3.2 \mathrm{~V} \end{aligned}$ | 0.5 | 1.0 | $\begin{aligned} & 2.0 \\ & 0.2 \\ & \hline \end{aligned}$ | mA |
| Output saturation voltage 1 | $\mathrm{V}_{\text {O }}$ sat1 | $\mathrm{I}_{\mathrm{O}}=+0.5 \mathrm{~A}$, sink side |  | 0.3 | 0.5 | V |
| Output saturation voltage 2 | $\mathrm{V}_{\mathrm{O}}$ sat2 | $\mathrm{I}_{\mathrm{O}}=+0.8 \mathrm{~A}$, sink side |  | 0.5 | 0.7 | V |
| Output saturation voltage 3 | $\mathrm{V}_{\mathrm{O}}$ sat3 | $\mathrm{I}_{\mathrm{O}}=-0.5 \mathrm{~A}$, source side |  | 1.6 | 1.8 | V |
| Output saturation voltage 4 | $\mathrm{V}_{\mathrm{O}}$ sat4 | $\mathrm{I}_{\mathrm{O}}=-0.8 \mathrm{~A}$, source side |  | 1.8 | 2.0 | V |
| Output leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{O}} 1 \text { (leak) } \\ & \mathrm{V}_{\mathrm{O}} 2 \text { (leak) } \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{BB}}$, sink side $V_{O}=0 V$, source side | -50 |  | 50 | $\mu \mathrm{A}$ |
| Output sustain voltage | VSUS | $\mathrm{L}=3.9 \mathrm{mH}, \mathrm{I}_{\mathrm{O}}=1.0 \mathrm{~A}^{*}$ | 30 |  |  | V |
| Logic block |  |  |  |  |  |  |
| Logic supply current | $\begin{aligned} & \mathrm{I} \mathrm{CC} \text { ON } \\ & \mathrm{I} \mathrm{CC} \text { OFF } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{1}=0.8 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V}, \text { ENABLE }=0.8 \mathrm{~V} \\ & \text { ENABLE }=3.2 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 50 \\ 7 \\ \hline \end{array}$ | $\begin{aligned} & 70.0 \\ & 10.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 92 \\ & 13 \\ & \hline \end{aligned}$ | mA |
| Input voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |  | 3.2 |  | 1.8 | V |
| Input current | $\begin{aligned} & \mathrm{I}_{\mathrm{IH}} \\ & \mathrm{I}^{2} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=3.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 35 \\ 7 \\ \hline \end{array}$ | $\begin{aligned} & 50 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 13 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ |
| Set current control threshold value | VREF/ VSEN | $\begin{aligned} & \mathrm{I}_{1}=0.8 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V} \\ & \mathrm{I}_{1}=3.2 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V} \\ & \mathrm{I}_{1}=0.8 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} \hline 9.5 \\ 13.5 \\ 25.5 \\ \hline \end{array}$ | $\begin{aligned} & 10 \\ & 15 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 10.5 \\ & 16.5 \\ & 34.5 \\ & \hline \end{aligned}$ |  |
| Reference current | IREF | $\mathrm{VREF}=5.0 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V}$ | 17.5 | 25 | 32.5 | $\mu \mathrm{A}$ |
| CR pin current | ICR | $\mathrm{CR}=1.0 \mathrm{~V}$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| Thermal shutdown temperature | TS |  |  | 170 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown hysteresis | TSHY |  |  | 40 |  | ${ }^{\circ} \mathrm{C}$ |

*: The design specification items are design guarantees and are not measured.

## Package Dimensions

unit:mm (typ)

3147C


DIP28H(500mil)


## Pin Assignment



Pin Functions

| Pin No. | Pin | Description |
| :---: | :---: | :---: |
| 22 | $\mathrm{V}_{\mathrm{BB}}{ }^{1}$ | Output stage power supply voltage |
| 5 | $\mathrm{V}_{\mathrm{BB}}{ }^{2}$ | High side diode cathode connection |
| $\begin{gathered} 24 \\ 6 \end{gathered}$ | $\begin{aligned} & \text { E1 } \\ & \text { E2 } \end{aligned}$ | The set current is controlled by inserting resistors RE between these pins and ground. |
| $\begin{gathered} 27 \\ 28 \\ 2 \\ 1 \\ \hline \end{gathered}$ | OUTA <br> OUTĀ <br> OUTB <br> OUTB | Output pins |
| 15 | GND | Ground |
| 14 | S-GND | Sense ground |
| 4,25 | SUBGND | IC sub-ground |
| $\begin{gathered} 23 \\ 7 \\ \hline \end{gathered}$ | D-GND | Low side built-in diode ground (anode side) |
| 8 | CR | Chopping is performed at the period of a triangle wave set by the RC circuit connected to this pin. The triangle wave off time is the noise cancellation time. |
| $\begin{aligned} & 16 \\ & 13 \\ & \hline \end{aligned}$ | VREF1 <br> VREF2 | Output current settings. <br> (The output current is determined by providing an input in the range 1.5 V to 5 V .) |
| $\begin{gathered} 20 \\ 9 \end{gathered}$ | PHASE1 <br> PHASE2 | Output phase switching inputs <br> High-level input: OUTA $=$ high, OUTA $=$ low <br> Low-level input: OUTA $=$ low, OUTA $=$ high |
| $\begin{aligned} & 19 \\ & 10 \end{aligned}$ | ENABLE1 <br> ENABLE2 | Output on/off control inputs <br> High-level input: Output off <br> Low-level input: Output on |
| $\begin{aligned} & 17,18 \\ & 12,11 \end{aligned}$ | $\begin{aligned} & \mathrm{IA} 1, \mathrm{IA} 2 \\ & \mathrm{IB} 1, \mathrm{IB} 2 \\ & \hline \end{aligned}$ | Output current setting digital inputs. <br> The output current is set to $1 / 3,2 / 3$ or 1 by input high/low levels to these pins. |
| 21 | $\mathrm{V}_{\mathrm{CC}}$ | Logic block power supply voltage |

## Block Diagram



## Application circuit



ILB01556

Truth Table

| ENABLE | PHASE | OUTA | OUT $\bar{A}$ |
| :---: | :---: | :---: | :---: |
| Low | High | High | Low |
| Low | Low | Low | High |
| High | - | OFF | OFF |


| $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | Output current |
| :---: | :--- | :--- |
| Low | Low | $\mathrm{Vref} /\left(10 \times \mathrm{R}_{\mathrm{E}}\right)=\mathrm{I}_{\mathrm{OUT}}$ |
| High | Low | $\mathrm{Vref} /\left(15 \times \mathrm{R}_{\mathrm{E}}\right)=\mathrm{I}_{\mathrm{OUT}} \times 2 / 3$ |
| Low | High | $\mathrm{Vref} /\left(30 \times \mathrm{R}_{\mathrm{E}}\right)=\mathrm{I}_{\mathrm{OUT}} \times 1 / 3$ |
| High | High | 0 |

Note: The output is turned off when ENABLE is high or in the $\mathrm{I}_{1}=\mathrm{I}_{2}=$ high state .
Clockwise/counterclockwise Operating Sequence
2-phase excitation drive
Clockwise rotation

| No. | PHASE1 | OUTA | OUT $\bar{A}$ | PHASE2 | OUTB $=I A 2=I B 1=I B 2=0$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | $O U T \bar{B}$ |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 2 | 1 | 1 | 0 | 1 | 1 | 1 |
| 3 | 0 | 0 | 1 | 1 | 1 | 0 |

Counterclockwise rotation

| No. | PHASE1 | OUTA | OUTA $\bar{A}$ | PHASE2 | OUTB | OUTB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| 2 | 1 | 1 | 0 | 0 | 0 | 1 |
| 3 | 0 | 0 | 1 | 0 | 0 | 1 |

## Control Sequence

## 2-phase excitation

Table 1
ENABLE1 $=$ ENABLE2 $=0$

| NO | Phase A |  |  |  | Phase B |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PH1 | IA2 | IA1 | Current value | PH2 | IB2 | IB1 | Current value |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 2 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 3 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |

## 1-2 phase excitation - $1 / 2$ step

Table 2
ENABLE1 = ENABLE2 = 0

| No. | Phase A |  |  |  |  | Phase B |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PH1 | IA2 | IA1 | Current value | PH2 | IB2 | IB1 | Current value |
| 0 | 0 | 0 | 0 | 1 | $*$ | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | $2 / 3$ | 0 | 0 | 1 | $2 / 3$ |
| 2 | $*$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 3 | 1 | 0 | 1 | $2 / 3$ | 0 | 0 | 1 | $2 / 3$ |
| 4 | 1 | 0 | 0 | 1 | $*$ | 1 | 1 | 0 |
| 5 | 1 | 0 | 1 | $2 / 3$ | 1 | 0 | 1 | $2 / 3$ |
| 6 | $*$ | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 7 | 0 | 0 | 1 | $2 / 3$ | 1 | 0 | 1 | $2 / 3$ |

1-2 phase Excitation Timing Chart


ILB01558

Table 3
ENABLE1 $=$ ENABLE2 $=0$

| NO | Phase A |  |  |  | Phase B |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PH1 | IA2 | IA1 | Current value | PH2 | IB2 | IB1 | Current value |
| 0 | 0 | 0 | 0 | 1 | * | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1/3 |
| 2 | 0 | 0 | 1 | 2/3 | 0 | 0 | 1 | 2/3 |
| 3 | 0 | 1 | 0 | 1/3 | 0 | 0 | 0 | 1 |
| 4 | * | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 5 | 1 | 1 | 0 | 1/3 | 0 | 0 | 0 | 1 |
| 6 | 1 | 0 | 1 | 2/3 | 0 | 0 | 1 | 2/3 |
| 7 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1/3 |
| 8 | 1 | 0 | 0 | 1 | * | 1 | 1 | 0 |
| 9 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1/3 |
| 10 | 1 | 0 | 1 | 2/3 | 1 | 0 | 1 | 2/3 |
| 11 | 1 | 1 | 0 | 1/3 | 1 | 0 | 0 | 1 |
| 12 | * | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 13 | 0 | 1 | 0 | 1/3 | 1 | 0 | 0 | 1 |
| 14 | 0 | 0 | 1 | 2/3 | 1 | 0 | 1 | 2/3 |
| 15 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1/3 |

## w1-2 phase Excitation Timing Chart



## Simplified Equations for Determining RC Component Values

The equations for setting the RC oscillator circuit rise time (T1) and fall time (T2) are shown below.

$$
\begin{aligned}
& \mathrm{T} 1 \approx 0.44 \mathrm{C} \times \mathrm{R}(\mathrm{~s}) \\
& \mathrm{T} 2 \approx 0.72 \times(\mathrm{C} \times \mathrm{R} \times 1000) /(\mathrm{R}+1000)(\mathrm{s}) \\
& \quad(\mathrm{C}: 220 \text { to } 4700 \mathrm{pF}, \mathrm{R}=10 \text { to } 150 \mathrm{k} \Omega)
\end{aligned}
$$

The oscillator frequency must be set using the simplified equations shown above.
Note that the triangle wave fall time (T2) is also used as the noise canceller time.


## Usage Notes

## 1. VREF

Since the VREF pin is the input pin for the reference voltage that sets the current, applications must be designed so that noise does not appear on this pin.

## 2. Ground pins

Since this IC switches high currents, the following points concerning grounding must be observed.

- The fins on the package rear surface, pins 7 and 8 , and pins 21 and 22 must all be grounded.
- Sections of the circuit that carry large currents must be implemented with wide lines in the printed circuit pattern, and must be physically separated from the small signal system.
- The E pin sense resistor (RE) must be position as close as possible to the IC ground (pin 14).
- The capacitors between $V_{C C}$ and ground and between $V_{B B}$ and ground must be positioned as close as possible to the $V_{C C}$ and $V_{B B}$ pins on the printed circuit pattern.

[^0]
[^0]:    ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

