Async/Page CellularRAM® 1.0 Memory

MT45W512KW16PEGA

Features
- Asynchronous and page mode interface
- Random access time: 70ns
- V_{CC}, V_{CCQ} voltages
  - 1.7–1.95V V_{CC}
  - 1.7–3.6V[1] V_{CCQ}
- Page mode read access
  - 16-word page size
  - Interpage read access: 70ns
  - Intrapage read access: 20ns
- Low power consumption
  - Asynchronous READ: <20mA
  - Intrapage READ: <15mA
  - Standby: <65µA
  - Deep power-down (DPD): <10µA (TYP at 25°C)
- Low-power features
  - Partial-array refresh (PAR)
  - DPD mode

Options   Designator
- Configuration
  - 512K x16   MT45W512KW16PE
- Package
  - 48-ball VFBGA (green)   GA
- Access time
  - 70ns   -70
- Operating temperature range
  - Wireless (–30°C to +85°C)[1]   WT
  - Industrial (–40°C to +85°C)   IT
- Power options
  - Standby   Blank

Notes: 1. The 3.6V I/O and –30°C wireless temperature exceed the CellularRAM Workgroup 1.0 specification.

Figure 1:   48-Ball VFBGA Ball Assignments

Top view
(Ball down)

Part Number Example:

MT45W512KW16PEGA-70WT

Products and specifications discussed herein are subject to change by Micron without notice.

Table of Contents

List of Figures

List of Tables

General Description

Micron® CellularRAM® products are high-speed, CMOS memories developed for low-power, portable applications. The MT45W512KW16PE is an 8Mb DRAM core device organized as 512K x 16 bits. These devices include the industry-standard, asynchronous memory interface found on other low-power SRAM or pseudo-SRAM (PSRAM) offerings.

For seamless operation on an asynchronous memory bus, CellularRAM products incorporate a transparent self refresh mechanism. The hidden refresh requires no additional support from the system memory controller and has no significant impact on device read/write performance.

A user-accessible configuration register (CR) defines how the CellularRAM device performs on-chip refresh and whether page mode read accesses are permitted. This register is loaded automatically with a default setting during power-up and can be updated at any time during normal operation.

Special attention has been focused on current consumption during self refresh. This product includes two system-accessible mechanisms to minimize refresh current. Setting sleep enable (ZZ#) to LOW enables one of two low-power modes: partial-array refresh (PAR) or deep power-down (DPD). PAR limits refresh to only that part of the DRAM array that contains essential data. DPD halts refresh operation altogether and is used when no vital information is stored in the device. The system-configurable refresh mechanisms are accessed through the CR.

Functional Block Diagram

Figure 2:   Functional Block Diagram - 512K x 16

Notes: 1. Functional block diagrams illustrate simplified device operation. See the ball description table, bus operations table, and timing diagrams for detailed information.

Ball Descriptions

Table 1:   VFBGA Ball Descriptions

VFBGA Ball Assignment	Symbol	Type	Description
H1, D3, E4, F4, F3, G4, G3, H5, H4, H3, H2, D4, C4, C3, B4, B3, A5, A4, A3	A[18:0]	Input	Address inputs: Inputs for the address accessed during READ or WRITE operations. The address lines are also used to define the value to be loaded into the CR.
B5	CE#	Input	Chip enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode.
A1	LB#	Input	Lower byte enable: DQ[7:0].
A2	OE#	Input	Output enable: Enables the output buffers when LOW. When OE# is HIGH, the output buffers are disabled.
B2	UB#	Input	Upper byte enable: DQ[15:8].
G5	WE#	Input	Write enable: Enables WRITE operations when LOW.
A6	ZZ#	Input	Sleep enable: When ZZ# is LOW, the CR can be loaded, or the device can enter one of two low-power modes (DPD or PAR).
G1, F1, F2, E2, D2, C2, C1, B1, G6, F6, F5, E5, D5, C6, C5, B6	DQ[15:0]	Input/ Output	Data inputs/outputs.
D6	V_{CC}	Supply	V_{CC}: Device power supply (1.7–1.95V). Power supply for device core operation.
E1	V_{CCQ}	Supply	V_{CCQ}: I/O power supply (1.7–3.6V). Power supply for input/output buffers.
E6	V_{SS}	Supply	V_{SS}: Must be connected to ground.
D1	V_{SSQ}	Supply	V_{SSQ}: Must be connected to ground.
E3, G2, H6	NC	–	No connect: Not internally connected.

Bus Operations

Table 2:   Bus Operations

Mode	Power	CE#	WE#	OE#	LB#/UB#	ZZ#	DQ[15:0][1]	Notes
Standby	Standby	H	X	X	X	H	High-Z	2, 5
Read	Active	L	H	L	L	H	Data-out	1, 4
Write	Active	L	L	X	L	H	Data-in	1, 3, 4
No operation	Idle	L	X	X	X	H	X	4, 5
PAR	Partial-array refresh	H	X	X	X	L	High-Z	6
DPD	Deep power-down	H	X	X	X	L	High-Z	6
Load configuration register	Active	L	L	X	X	L	High-Z	

Notes: 1. When LB# and UB# are in select mode (LOW), DQ[15:0] are affected. When LB# alone is in select mode, only DQ[7:0] are affected. When UB# alone is in the select mode, only DQ[15:8] are affected.

2. When the device is in standby mode, control inputs (WE#, OE#), address inputs, and data inputs/outputs are internally isolated from any external influence.

3. When WE# is active, the OE# input is internally disabled and has no effect on the I/Os.

4. The device will consume active power in this mode whenever addresses are changed.

5. V_{IN} = VccQ or 0V; all device balls must be static (unswitched) to achieve minimum standby current.

6. DPD is enabled when configuration register bit CR[4] is "0"; otherwise, PAR is enabled.

Part Numbering Information

Micron CellularRAM devices are available in several configurations and densities (see Figure 3).

Figure 3:   Part Number Chart

MT   45   W   512K   W   16   PE   GA   -70   WT   ES

Micron Technology

Product Family
45 = PSRAM/CellularRAM memory

Operating Core Voltage
W = 1.7–1.95V

Address Locations
K = Kilobits

Operating Voltage
W = 1.7–3.6V[1]

Bus Configuration
16 = x16

READ/WRITE Operation Mode
PE = Asynchronous/page

Package Codes
GA = 48-ball VFBGA "green" (6 x 8 grid, 0.75mm pitch, 6.0mm x 8.0mm x 1.0mm)

Production Status
Blank = Production
ES = Engineering sample
MS = Mechanical sample

Operating Temperature
WT = –30°C to +85°C (see Note 1)
IT = –40°C to +85°C

Standby Power Options
Blank = Standard

Access/cycle time
70 = 70ns

Notes: 1. The 3.6V I/O and –30°C exceed the CellularRAM Workgroup 1.0 specification.

Valid Part Number Combinations

After building the part number using the part numbering chart, visit the Micron Web site at www.micron.com/psram to verify that the part number is offered and valid. If the device required is not on this list, contact the factory.

Device Marking

Due to the size of the package, the Micron-standard part number is not printed on the top of the device. Instead, an abbreviated device mark consisting of a five-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at the FBGA Part Marking Decoder site: www.micron.com/decoder. To view the location of the abbreviated mark on the device, refer to customer service note CSN-11, "Product Mark/Label," at www.micron.com/csn.

Functional Description

In general, the MT45W512KW16PEGA devices are high-density alternatives to SRAM and PSRAM products, which are popular in low-power, portable applications.

MT45W512KW16PEGA devices contain an 8,388,608-bit DRAM core organized as 524,288 addresses by 16 bits. These devices include the industry-standard, asynchronous memory interface found on other low-power SRAM or PSRAM offerings.

Page mode accesses are also included as a bandwidth-enhancing extension to the asynchronous read protocol.

Power-Up Initialization

CellularRAM products include an on-chip voltage sensor that is used to launch the power-up initialization process. Initialization will load the CR with its default setting. V_{CC} and $V_{CC}Q$ must be applied simultaneously, and when they reach a stable level above 1.7V, the device will require 150µs to complete its self-initialization process (see Figure 4). During the initialization period, CE# should remain HIGH. When initialization is complete, the device is ready for normal operation.

Figure 4:   Power-Up Initialization Timing

Bus Operating Modes

The MT45W512KW16PEGA CellularRAM product incorporates the industry-standard, asynchronous interface. This bus interface supports asynchronous READ and WRITE operations as well as page mode READ operation for enhanced bandwidth. The supported interface is defined by the value loaded into the CR.

Asynchronous Mode

CellularRAM products power up in the asynchronous operating mode. This mode uses the industry-standard SRAM control interface (CE#, OE#, WE#, and LB#/UB#). READ operations (Figure 5 on page 10) are initiated by bringing CE#, OE#, and LB#/UB# LOW while keeping WE# HIGH. Valid data will be driven out of the I/Os after the specified access time has elapsed. WRITE operations (Figure 6 on page 10) occur when CE#, WE#, and LB#/UB# are driven LOW. During WRITE operations, the level of OE# is a "Don't Care"; WE# will override OE#. The data to be written will be latched on the rising edge of CE#, WE#, or LB#/UB#, whichever occurs first. WE# LOW time must be limited to ^tCEM.

Figure 5:   READ Operation

^tRC = READ cycle time

▨ Don't Care

Figure 6:   WRITE Operation

< ^tCEM

^tWC = WRITE cycle time

▨ Don't Care

Page Mode READ Operation

Page mode is a performance-enhancing extension to the legacy asynchronous READ operation. In page-mode-capable products, an initial asynchronous read access is performed, then adjacent addresses can be read quickly by simply changing the low-order address. Addresses A[3:0] are used to determine the members of the 16-address CellularRAM page. Any change in addresses A[4] or higher will initiate a new ^tAA access (see Figure 7).

Page mode takes advantage of the fact that adjacent addresses can be read faster than random addresses. WRITE operations do not include comparable page mode functionality.

The CE# LOW time is limited by refresh considerations. CE# must not stay LOW longer than ^tCEM.

Figure 7: Page Mode READ Operation (ADV = LOW)

LB#/UB# Operation

The lower byte (LB#) enable and upper byte (UB#) enable signals accommodate byte-wide data transfers. During READ operations, enabled bytes are driven onto the DQ. The DQ associated with a disabled byte are put into a High-Z state during a READ operation. During WRITE operations, disabled bytes are not transferred to the memory array, and the internal value will remain unchanged. During a WRITE cycle, the data to be written is latched on the rising edge of CE#, WE#, LB#, or UB#, whichever occurs first.

When both the LB# and UB# are disabled (HIGH) during an operation, the device prevents the data bus from receiving or transmitting data. Although the device may appear to be deselected, it remains in an active mode as long as CE# remains LOW.

Low-Power Operation

Standby Mode Operation

During standby, the device current consumption is reduced to the level necessary to perform the DRAM REFRESH operation on the full array. Standby operation occurs when CE# and ZZ# are HIGH.

The device will enter a reduced power state upon completion of READ and WRITE operations where the address and control inputs remain static for an extended period of time. This mode will continue until a change occurs to the address or control inputs.

Partial-Array Refresh

Partial-array refresh (PAR) restricts REFRESH operation to a portion of the total memory array. This feature enables the system to reduce refresh current by only refreshing that part of the memory array that is absolutely necessary. The refresh options are full array and none of the array. Data stored in addresses not receiving refresh will become corrupted. READ and WRITE operations are ignored during PAR operation.

The device only enters PAR mode if the sleep bit in the CR has been set HIGH (CR[4] = 1). PAR can be initiated by taking the ZZ# ball to the LOW state for longer than 10µs. Returning ZZ# to HIGH will cause an exit from PAR, and the entire array will be immediately available for READ and WRITE operations.

Alternatively, PAR can be initiated using the CR software-access sequence (see "Software Access to the Configuration Register" on page 15). PAR is enabled immediately upon setting CR[4] to "1" using this method. However, using software access to write to the CR alters the function of ZZ# so that ZZ# LOW no longer initiates PAR—although ZZ# continues to enable WRITEs to the CR. This functional change persists until the next time the device is powered up (see Figure 8 on page 13).

Figure 8:   Software Access PAR Functionality

Power-up

To enable PAR,
bring ZZ# LOW
for 10μs

Software LOAD
executed?

No

Yes

Change to ZZ#
functionality;
PAR permanently
enabled,
independent of
ZZ# level

Deep Power-Down Operation

Deep power-down (DPD) operation disables all refresh-related activity. This mode is used when the system does not require the storage provided by the CellularRAM device. Any stored data will become corrupted when DPD is entered. When refresh activity has been reenabled, the CellularRAM device will require 150μs to perform an initialization procedure before normal operations can resume. READ and WRITE operations are ignored during DPD operation.

The device can only enter DPD if the SLEEP bit in the CR has been set LOW (CR[4] = 0). DPD is initiated by bringing ZZ# to the LOW state for longer than 10μs. Returning ZZ# to HIGH will cause the device to exit DPD and begin a 150μs initialization process. During initialization, the current consumption will be higher than the specified standby levels, but considerably lower than the active current specification.

Driving ZZ# LOW will place the device in the PAR mode if the SLEEP bit in the CR has been set HIGH (CR[4] = 1).

The device should not be put into DPD using CR software access.

13

Configuration Register Operation

The configuration register (CR) defines how the CellularRAM device performs its transparent self refresh. Altering the refresh parameters can dramatically reduce current consumption during standby mode. Page mode control is also embedded into the CR. This register can be updated any time the device is operating in a standby state. Figure 9 describes the control bits used in the CR. At power-up, the CR is set to 0010h.

Figure 9: Configuration Register Bit Mapping

CR[7]	Page Mode Enable/Disable
0	Page mode disabled (default)
1	Page mode enabled

CR[4]	Sleep Mode
0	DPD enabled
1	PAR enabled (default)

| CR[2]	CR[1]	CR[0]	PAR Coverage
0	0	0	Full array (default)
1	0	0	None of array

Notes: 1. Other settings result in full-array refresh coverage.

Access Using ZZ#

The CR can be loaded using a WRITE operation immediately after ZZ# makes a HIGH-to-LOW transition (see Figure 10). The values placed on addresses A[18:0] are latched into the CR on the rising edge of CE# or WE#, whichever occurs first. LB#/UB# are "Don't Care." Access using ZZ# is WRITE only.

Figure 10: Load Configuration Register Operation

Software Access to the Configuration Register

The contents of the CR either can be read or modified using a software sequence. The nature of this access mechanism may eliminate the need for the ZZ# ball.

If the software mechanism is used, ZZ# can simply be tied to VCCQ. The port line typically used for ZZ# control purposes will no longer be required. However, ZZ# should not be tied to VCCQ if the system will use DPD; DPD cannot be enabled or disabled using the software-access sequence.

The CR is loaded using a four-step sequence consisting of two READ operations followed by two WRITE operations (see Figure 11 on page 15). The read sequence is virtually identical except that an asynchronous READ is performed during the fourth operation (see Figure 12 on page 16).

The address used during all READ and WRITE operations is the highest address of the CellularRAM device being accessed (7FFFFh for 8Mb); the content of this address is not changed by using this sequence. The data bus is used to transfer data into or out of bits 15–0 of the CR.

Writing to the CR using the software sequence modifies the function of the ZZ# ball. After the software sequence loads the CR, the level of the ZZ# ball no longer enables PAR operation. PAR operation will be updated whenever the software sequence loads a new value into the CR. This ZZ# functionality will continue until the next time the device is powered up. The operation of the ZZ# ball is not affected if the software sequence is only used to read the contents of the CR. The use of the software sequence does not affect the ability to perform the standard (ZZ#-controlled) method of loading the CR.

Figure 11: Load Configuration Register

Notes: 1. It is possible that the data stored at the highest memory location will be altered if the data at the falling edge of WE# is not 0000h.

Figure 12: Read Configuration Register

Notes: 1. It is possible that the data stored at the highest memory location will be altered if the data at the falling edge of WE# is not 0000h.

Partial-Array Refresh (CR[2:0]) Default = Full-Array Refresh

The PAR bits restrict REFRESH operation to a portion of the total memory array. The refresh options are full array and none of the array.

Sleep Mode (CR[4]) Default = PAR Enabled, DPD Disabled

The sleep mode bit determines which low-power mode is to be entered when ZZ# is driven LOW. If CR[4] = 1, PAR operation is enabled. If CR[4] = 0, DPD operation is enabled. PAR can also be enabled directly by writing to the CR using the software-access sequence. Note that this then disables ZZ# initiation of PAR. DPD cannot be enabled or disabled using the software-access sequence; this should only be done using ZZ# to access the CR.

DPD operation disables all refresh-related activity. This mode will be used when the system does not require the storage provided by the CellularRAM device. Any stored data will become corrupted when DPD is enabled. When refresh activity has been re-enabled, the CellularRAM device will require 150µs to perform an initialization procedure before normal operation can resume. DPD should not be enabled using CR software access.

Page Mode READ Operation (CR[7]) Default = Disabled

The page mode operation bit determines whether page mode READ operations are enabled. In the power-up default state, page mode is disabled.

Electrical Characteristics

Stresses greater than those listed in Table 3 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 3:   Absolute Maximum Ratings

Parameter	Rating
Voltage to any ball except V_{CC}; V_{CCQ} relative to V_{SS}	−0.5V to 4.0V or V_{CCQ} + 0.3V (whichever is less)
Voltage on V_{CC} supply relative to V_{SS}	−0.2V to +2.45V
Voltage on V_{CCQ} supply relative to V_{SS}	−0.2V to +4.0V
Storage temperature	−55°C to +150°C

Operating temperature (case)
    Wireless[1]
    Industrial
	
	−30°C to +85°C
	−40°C to +85°C

Soldering temperature and time 10 seconds (solder ball only)	 260°C

Notes: 1. −30°C exceeds the CellularRAM Workgroup 1.0 specification of −25°C.

Table 4: Electrical Characteristics and Operating Conditions

Wireless temperature[1] (–30°C ≤ T_C ≤ +85 °C); Industrial temperature (–40°C < T_C < +85°C)

Description	Conditions	Symbol		Min	Max	Unit	Notes
Supply voltage		V_{CC}		1.7	1.95	V	
I/O supply voltage		V_{CCQ}		1.7	3.6	V	
Input high voltage		V_{IH}		V_{CCQ} - 0.4	V_{CCQ} + 0.2	V	2
Input low voltage		V_{IL}		–0.2	+0.4	V	2
Output high voltage	I_{OH} = –0.2mA	V_{OH}		0.8 V_{CCQ}	–	V	
Output low voltage	I_{OL} = 0.2mA	V_{OL}		–	0.2 V_{CCQ}	V	
Input leakage current	V_{IN} = 0 to V_{CCQ}	I_{LI}		–	1	µA	
Output leakage current	OE# = V_{IH} or chip disabled	I_{LO}		–	1	µA	
Operating Current							
Asynchronous random READ/WRITE	V_{IN} = V_{CCQ} or 0V, chip enabled; I_{OUT} = 0	I_{CC1}	-70	–	20	mA	3
Asynchronous page READ		I_{CC1P}	-70	–	15	mA	3
Standby current	V_{IN} = V_{CCQ} or 0V, CE# = V_{CCQ}	I_{SB}		–	65	µA	4

Notes:
1. –30°C exceeds the CellularRAM Workgroup 1.0 specification of –25°C.
2. Input signals may overshoot to V_{CCQ} + 1.0V for periods less than 2ns during transitions. Input signals may undershoot to V_{SS} - 1.0V for periods less than 2ns during transitions.
3. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add the current required to drive output capacitance expected in the actual system.
4. I_{SB} (MAX) values measured with PAR set to FULL ARRAY. To achieve low standby current, all inputs must be driven to V_{CCQ} or V_{SS}. I_{SB} may be slightly higher for up to 500ms after power-up or when entering standby mode.

Maximum and Typical Standby Currents

The maximum and typical standby currents for the MT45W512KW16PE device are shown in Figure 13.

Figure 13:   Typical Refresh Current vs. Temperature

**Table 5:   Deep Power-Down Specifications and Conditions**

Description	Conditions	Symbol	TYP	Units
Deep power-down	V_{IN} = VccQ or 0V; +25°C ZZ# = 0V CR[4] = 0	Izz	10	µA

Table 6:   Capacitance Specifications and Conditions

Description	Conditions	Symbol	Min	Max	Unit	Notes
Input capacitance	T_C = +25°C; f = 1 MHz; V_{IN} = 0V	C_{IN}	2.0	6.5	pF	1
Input/output capacitance (DQ)		C_{IO}	3.0	6.5	pF	1

Notes: 1. These parameters are verified in device characterization and are not 100% tested.

Figure 14:   AC Input/Output Reference Waveform

Notes: 1. AC test inputs are driven at VccQ for a logic 1 and VssQ for a logic 0. Input rise and fall times (10% to 90%) < 1.6ns.
2. Input timing begins at VccQ/2.
3. Output timing ends at VccQ/2.

Figure 15:   Output Load Circuit

Table 7:   READ Cycle Timing Requirements

Parameter	Symbol	-70		Unit	Notes
		Min	Max		
Address access time	^{t}AA	–	70	ns	
Page access time	^{t}APA	–	20	ns	
LB#/UB# access time	^{t}BA	–	70	ns	
LB#/UB# disable to High-Z output	^{t}BHZ	–	8	ns	1
LB#/UB# enable to Low-Z output	^{t}BLZ	10	–	ns	2
Maximum CE# pulse width	^{t}CEM	–	8	µs	3
Chip select access time	^{t}CO	–	70	ns	
Chip disable to High-Z output	^{t}HZ	–	8	ns	1
Chip enable to Low-Z output	^{t}LZ	10	–	ns	2
Output enable to valid output	^{t}OE	–	20	ns	
Output hold from address change	^{t}OH	5	–	ns	
Output disable to High-Z output	^{t}OHZ	–	8	ns	1
Output enable to Low-Z output	^{t}OLZ	3	–	ns	2
Page cycle time	^{t}PC	20	–	ns	
Read cycle time	^{t}RC	70	–	ns	

Notes: 1. Low-Z to High-Z timings are tested with the circuit shown in Figure 15 on page 20. The High-Z timings measure a 100mV transition either from V_{OH} or V_{OL} toward $V_{CCQ}/2$.

2. High-Z to Low-Z timings are tested with the circuit shown in Figure 15 on page 20. The Low-Z timings measure a 100mV transition away from the High-Z ($V_{CCQ}/2$) level either toward V_{OH} or V_{OL}.

3. Page mode enabled only.

Table 8: WRITE Cycle Timing Requirements

Parameter	Symbol	-70		Unit	Notes
		Min	Max		
Address setup time	^{t}AS	0	–	ns	
Address valid to end of write	^{t}AW	70	–	ns	
Byte select to end of write	^{t}BW	70	–	ns	
CE# HIGH time during write	^{t}CPH	5	–	ns	
Chip enable to end of write	^{t}CW	70	–	ns	
Data hold from write time	^{t}DH	0	–	ns	
Data write setup time	^{t}DW	23	–	ns	
Chip enable to Low-Z output	^{t}LZ	10	–	ns	1
End write to Low-Z output	^{t}OW	5	–	ns	1
WRITE cycle time	^{t}WC	70	–	ns	
Write to High-Z output	^{t}WHZ	–	8	ns	2
Write pulse width	^{t}WP	46	–	ns	3
Write pulse width HIGH	^{t}WPH	10	–	ns	
Write recovery time	^{t}WR	0	–	ns	

Notes: 1. High-Z to Low-Z timings are tested with the circuit shown in Figure 15 on page 20. The Low-Z timings measure a 100mV transition away from the High-Z (VccQ/2) level either toward VOH or VOL.
2. Low-Z to High-Z timings are tested with the circuit shown in Figure 15 on page 20. The High-Z timings measure a 100mV transition either from VOH or VOL toward VccQ/2.
3. WE# LOW time must be limited to ^{t}CEM (8µs).

Table 9: Load Configuration Register Timing Requirements

Description	Symbol	-70		Unit
		Min	Max	
Address setup time	^{t}AS	0	–	ns
Address valid to end of write	^{t}AW	70	–	ns
Chip deselect to ZZ# LOW	^{t}CDZZ	5	–	ns
Chip enable to end of write	^{t}CW	70	–	ns
WRITE cycle time	^{t}WC	70	–	ns
Write pulse width	^{t}WP	46	–	ns
Write recovery time	^{t}WR	0	–	ns
ZZ# LOW to WE# LOW	^{t}ZZWE	10	500	ns

Table 10: Deep Power-Down Timing Requirements

Description	Symbol	-70		Unit
		Min	Max	
Chip deselect to ZZ# LOW	^{t}CDZZ	5	–	ns
Deep power-down recovery	^{t}R	150	–	µs
Minimum ZZ# pulse width	^{t}ZZ (MIN)	10	–	µs

Timing Diagrams

Table 11: Initialization Timing Parameters

Parameter	Symbol	-70		Unit
		Min	Max	
Initialization period (required before normal operations)	t_{PU}	–	150	µs

**Figure 16: Power-Up Initialization Period**


Figure 17: Load Configuration Register


Figure 18: Deep Power-Down Entry and Exit

Figure 19: Single READ Operation (WE# = V$_{IH}$)


Figure 20: Page Mode READ Operation (WE# = V$_{IH}$)

Figure 21: WRITE Cycle (WE# Control)

Figure 22: WRITE Cycle (CE# Control)

Figure 23:   WRITE Cycle (LB#/UB# Control)

Package Dimensions

Figure 24:   48-Ball VFBGA

Notes: 1. All dimensions are in millimeters.
2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
3. The MT45W512KW16PE uses "green" packaging.

Revision History

Rev. C, Production **4/08**
- Changed to production status.

Rev. B, Preliminary **3/08**
- "Features" on page 1: Updated DPD (TYP) to 10µs.
- Figure 3: "Part Number Chart," on page 8: Updated note for to add operating voltage as exceeding the CRWG specification.
- Table 9, "Load Configuration Register Timing Requirements," on page 22: Update ^tWP value to 46ns.
- Figure 13: "Typical Refresh Current vs. Temperature," on page 19: Added figure.

Rev. A, Preliminary **3/07**
- Initial release.