




P-Channel 1.8 V (G-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}(\Omega)$ $I_{D}(A)^{a}$ Q_{g}					
	0.021 at V _{GS} = - 4.5 V	- 14.5				
- 12	0.026 at V _{GS} = - 2.5 V	2.5 V - 13.0 35				
	0.033 at V _{GS} = - 1.8 V	- 11.5				

MICRO FOOT

Bump Side View



Device Marking: 8417

D

D

xxx = Date/Lot Traceability Code

Ordering Information: Si8417DB-T2-E1 (Lead (Pb)-free)


FEATURES

- Halogen-free according to IEC 61249-2-21 **Definition**
- TrenchFET® Power MOSFET
- Ultra Small MICRO FOOT® Chipscale Packaging Reduces Footprint Area, Profile (0.62 mm) and On-Resistance Per Footprint Area
- Compliant to RoHS Directive 2002/95/EC

HALOGEN FREE

APPLICATIONS

- PA Switch
- **Battery Switch**
- Load Switch



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	(T _A = 25 °C, unle	ss otherwise no	oted)		
Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V _{DS}	- 12	V		
Gate-Source Voltage		V _{GS}	± 8		
	T _C = 25 °C		- 14.5		
Continuous Drain Current (T. – 150 °C)	T _C = 70 °C		- 11.7		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	- 9.7 ^{b, c}		
	T _A = 70 °C		- 7.7 ^{b, c}	Α	
Pulsed Drain Current		I _{DM}	- 20		
Continuous Courses Brain Binds Coursest	T _C = 25 °C	1	- 5.7		
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	- 2.5 ^{b, c}		
	T _C = 25 °C		6.57		
Martineau Brasilia di a	T _C = 70 °C	Б.	4.2		
Maximum Power Dissipation	T _A = 25 °C	P _D	2.9 ^{b, c}	W	
	T _A = 70 °C		1.86 ^{b, c}		
Operating Junction and Storage Temperature Ra	inge	T _J , T _{stg}	- 55 to 150	- °C	
Package Reflow Conditions ^d	IR/Convection		260		

- a. Based on $T_C = 25$ °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Refer to IPC/JEDEC (J-STD-020), no manual or hand soldering.
- e. In this document, any reference to the Case represents the body of the MICRO FOOT device and Foot is the bump.



THERMAL RESISTANCE RATINGS						
Parameter	Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient ^{a, b}	R _{thJA}	35	45	°C/W		
Maximum Junction-to-Foot (Drain) Steady State		R_{thJF}	16	20	O/ VV	

Notes:

- a. Surface mounted on 1" x 1" FR4 board.
- b. Maximum under steady state conditions is 72 °C/W.

SPECIFICATIONS ($T_J = 25$ °C, unless otherwise noted) Parameter Symbol Test Conditions Min. Typ. Max. U							
Parameter Symbol Test Conditions Min. Typ. Max. Unit Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = - 250 μA	- 12			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{.1}$			- 13.3			
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = - 250 μA		2.4		mV/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	- 0.35		- 0.9	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 5 \text{ V}$			- 100	nA	
		V _{DS} = - 12 V, V _{GS} = 0 V			- 1	- 1	
Zero Gate Voltage Drain Current	I _{DSS}			- 10	μΑ		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le 5 \text{ V}, V_{GS} = -4.5 \text{ V}$	- 20			Α	
	(*)	V _{GS} = - 4.5 V, I _D = - 1 A		0.0174	0.021		
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = - 2.5 V, I _D = - 1 A		0.0214	0.026	Ω	
214 304.00 3 314.0 1.00.01400		V _{GS} = - 1.8 V, I _D = - 1 A		0.0270	0.033		
Forward Transconductance ^a	9 _{fs}	V _{DS} = -4 V, I _D = -1 A		8.3		S	
Dynamic ^b					I.		
Input Capacitance	C _{iss}			2220			
Output Capacitance	C _{oss}	$V_{DS} = -6 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		865		pF	
Reverse Transfer Capacitance	C _{rss}			555		1	
Total Cata Charge	0	V _{DS} = -6 V, V _{GS} = -5 V, I _D = -1 A		38	57		
Total Gate Charge	Qg			35	53	nC	
Gate-Source Charge	Q _{gs}	$V_{DS} = -6 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -1 \text{ A}$		7.3			
Gate-Drain Charge	Q_{gd}			5.9			
Gate Resistance	R_{g}	V _{GS} = - 0.1 V, f = 1 MHz 28			Ω		
Turn-On Delay Time	t _{d(on)}			14	21		
Rise Time	t _r	V_{DD} = - 6 V, R_L = 4 Ω		25	40	ne	
Turn-Off Delay Time	t _{d(off)}	$I_D\cong$ - 1 A, V_{GEN} = - 4.5 V, R_g = 6 Ω		380	570	ns	
Fall Time	t _f			240	360		






SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter Symbol		Test Conditions Mi		Тур.	Max.	Unit	
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			- 5.5	Α	
Pulse Diode Forward Current	I _{SM}				- 20	A	
Body Diode Voltage	V_{SD}	I _S = - 1 A, V _{GS} = 0 V		- 0.65	- 1.2	V	
Body Diode Reverse Recovery Time	t _{rr}			311	467	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = - 1 A, dl/dt = 100 A/μs, T _{.l} = 25 °C		1.136	1.705	μC	
Reverse Recovery Fall Time	t _a	η τ _ε - τ τλ, απαι – 100 π/μs, τη – 25 ° 0		116		ns	
Reverse Recovery Rise Time	t _b			195		10	

Notes:


- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




10.0 7.5 I_D- Drain Current (A) 5.0 T_C = 125 °C 2.5 $T_C = 25$ °C T_C = - 55 °C 0.0 0.0 0.5 1.0 1.5 2.0 V_{GS} - Gate-to-Source Voltage (V)

Transfer Characteristics



Capacitance




On-Resistance vs. Junction Temperature






TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




0.05


On-Resistance vs. Gate-to-Source Voltage







Single Pulse Power, Junction-to-Ambient





 * $V_{GS}\,$ > minimum $V_{\,GS}$ at which $R_{DS(on)}$ is specified

Safe Operating Area, Junction-to-Ambient

VISHAY


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Current Derating*

Power Derating



Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Foot




PACKAGE OUTLINE


MICRO FOOT: 6-BUMP (2.4 mm x 2 mm, 0.8 mm PITCH)





Recommended Land





Notes (Unless Otherwise Specified):

- 1. All dimensions are in millimeters.
- 2. Six (6) solder bumps are 95.5Sn/3.8Ag/0.7Cu with diameter Ø 0.38 mm to 0.40 mm.
- 3. Backside surface is coated with a Ti/NI/Ag layer.
- 4. Non-solder mask defined copper landing pad.
- 5. The flat side of wafers is oriented at the bottom.
- 6. is location of Pin 1P.

Dim.	Millimeters ^a		Inches		
	Min.	Max.	Min.	Max.	
Α	0.600	0.650	0.0236	0.0256	
A ₁	0.260	0.290	0.0102	0.0114	
A ₂	0.340	0.360	0.0134	0.0142	
b	0.370	0.410	0.0146	0.0161	
D	1.920	2.000	0.0756	0.0787	
E	2.320	2.400	0.0913	0.0945	
е	0.750	0.850	0.0295	0.0335	
S	0.370	0.400	0.0150	0.0157	
S1	0.580	0.600	0.0228	0.0236	

PAD DISTRIBUTION TABLE						
	P Q R					
1	Drain	Gate	Source			
2 Drain Source Source		Source				

Notes:

a. Use millimeters as the primary measurement.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73531.

Document Number: 73531 S11-1382-Rev. D, 11-Jul-11



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.